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Abstract
DC microgrids based on droop-controlled Distributed Energy Resources (DERs) converters tend to have
large bus capacitance in order to guarantee stiff bus voltage. Large bus capacitance leads to the increase
of weight, size, and cost. Indeed, since the droop control inherently allows the bus voltage to vary in a
certain range, there is no need to restrict the dynamic bus voltage fluctuation to such a low level. Thus, as
long as the bus voltage is maintained in the acceptable range, smaller bus capacitance can be chosen. This
paper firstly gives the design criterion of the output capacitance for DERs converters. Then, the design
of droop controllers are presented, so that the output capacitance can be reduced while the bus voltage
is still kept in the allowable range during any transient. Since voltage-current (V-I) and current-voltage
(I-V) droop control methods show different characteristics, separate design procedures are introduced for
them. Finally, the proposed design methods are validated by means of experimental results performed
on a dc microgrid prototype composed of two 3kW converters.
Introduction
Distributed Energy Resources (DERs) have seen a vigorous development in recent years. Various DERs
can be grouped as a microgrid together with local customers loads. Due to the dc nature of many DERs
(e.g., battery energy storage systems) and loads (e.g., electric vehicles), dc microgrids show better com-
patibility than their ac counterparts.
In a dc microgrid, Power Electronic Converters (PECs) are utilized to interface sources and loads with the
common dc bus, as shown in Fig. 1. In order to accomplish automatic load distribution among parallel
sources, droop control approaches are often applied to DERs PECs. With droop control adopted, the dc
bus voltage varies within a predefined acceptable range according to the load condition. For the purpose
of providing a reliable bus voltage for customers loads, it is essential to always keep the bus voltage in
this allowable range. To meet this objective, a very straightforward solution is to design dc microgrids
with relatively bulky bus capacitors. In such a case, the dc bus voltage is so stiff that bus voltage sags and
surges during load changes are small enough or even negligible [2]. Obviously, huge bus capacitance is
Photovoltaic
Battery
PC
Wind
Turbine
Electric
Vehicle
PEC
PEC
PEC
PEC
PEC
DER CONVERTER BUS
+
vo−
io
io
v∗o
PWM
inner
loop(s)
d
v∗o
(a)
i∗o vo
DER CONVERTER
+
vo−
io
BUS
PWM
inner
loop(s)
d
i∗o
(b)
Fig. 1: An example dc microgrid. Fig. 2: Droop-controlled DERs PECs. (a) V-I droop; (b) I-V droop.
not an economic design. Besides, it increases the system weight and size, which is critical in applications
like aircrafts. Moreover, large bus capacitance means a great amount of energy stored on the bus. In
case of a bus short-circuit fault, high fault current can be generated, which makes fault isolation quite
difficult [3]. In fact, massive bus capacitance is a pretty conservative choice. Since the droop control
strategy allows the bus voltage to fluctuate in a certain range, there is no need to suppress the bus voltage
dips and rises to such a low level. Hence, as long as the bus voltage do not exceed the acceptable range
during any transient process, the bus capacitance can be reduced. From Fig. 1, it can be seen that the
total bus capacitance comprises the output capacitance of DERs PECs and the input capacitance of loads
PECs. The task of this paper is to decrease the output capacitance of every single droop-controlled PEC
while its output voltage is limited in the acceptable range. To fulfill this goal, there are two main issues :
the first one is how to choose appropriate output capacitance; the second one is how to design the droop
controller towards successfully implementing the reduced output capacitance.
A dc microgrid featuring small PECs output capacitance is introduced in [4] and its small-signal stability
is analyzed in [5]. However, in order to restrict the bus voltage drops and surges, this dc microgrid
imposes constraints on the rate of change of load, which is generally unexpected and not practical.
Virtual Capacitance Control (VCC) is a potential way to address the aforementioned issue. There are
already many studies on this control method. In [6, 7], VCC is utilized to increase the dc microgrids
inertia in large time scale. In [8, 9], VCC is used to enhance the system damping. Differently, [8]
presents the small-signal stability analysis of dc microgrids, while [9] discusses the large-signal stability
of a single rectifier supplying a constant power load. Also, high-frequency power and low-frequency
power can be allocated to different sources by employing VCC [10]. In addition, VCC is adopted in
an inverter to obtain lower output voltage distortion [11]. It can be found that VCC has been exploited
for various purposes, but it has not been used for the decrease of output capacitance of droop-controlled
PECs. Thus, it is necessary to further study and improve the droop controllers of PECs, for the sake of
decreasing their output capacitance.
On the other hand, the implementation of droop control strategy can be categorized into two types:
voltage-current (V-I) droop and current-voltage (I-V) droop, as shown in Fig. 2. One PEC employing the
V-I droop method holds an inner current loop and an inner voltage loop, and then the droop loop is added.
The droop loop generates the output voltage reference v∗o based on the sampled output current io and the
droop impedance, which is typically designed as a pure resistance. On the other hand, one PEC adopting
the I-V droop control is usually designed as a current source firstly, and then the output current reference
i∗o is calculated according to the measured output voltage vo and the droop impedance. These two droop
approaches have the same steady-state behavior, but they are different in dynamic performances [12,13].
In this case, the design methodologies of V-I and I-V droop approaches should be considered respectively.
This paper concentrates on the reduction of output capacitance of droop-controlled PECs in dc micro-
grids, keeping the bus voltage in the acceptable range. The main contributions of this paper can be
summarized as: (1) instead of a pure resistance, a frequency-dependent impedance is considered as the
droop impedance for the V-I droop control, so that reduced output capacitance can be implemented with
the bus voltage limited in the acceptable range; (2) one PEC implementing the I-V droop control ap-
proach is proposed to be designed as a voltage source rather than a current source, which gives a better
view of the system stability.
Design criterion of output capacitance
This section provides the design criterion to have an initial value of the output capacitance for a droop-
controlled PEC, by investigating the effect of the output capacitance on the output impedance.
Fig. 3a depicts the output impedance of a droop-controlled PEC with different output capacitance. With
sufficient output capacitance Col , the output impedance Zol is equal to the static droop resistance rd in
low frequency range and then dominated by Col in high frequency range. Consequently, Zol does not
go above rd at any frequency. However, with the output capacitance declining to a small value Cos, the
output impedance Zos shows higher magnitude than rd . With different output impedance (i.e., rd , Zol ,
and Zos), the output voltage variations when facing a nominal load step are presented in Fig. 3b. In the
transient process, with the output impedance being rd or Zol , when the output current io steps from Imin
to Imax, the output voltage vo decreases from Vmax to Vmin and always stays in this range. On the contrary,
with the output impedance being Zos, vo shows an undershoot and goes out of the acceptable range. A
similar result can be obtained when io steps from Imax to Imin. Hence, for each droop-controlled PEC,
to ensure that the output voltage is kept in the allowable range when facing a sudden load change, the
output impedance is expected to be equal to or lower than rd in full frequency range.
In general, the output impedance Zod is complex in formula. Numerical tools are required to precisely
evaluate the influence of Co on Zod . To get an initial value of Co, the ideal shape of Zod is considered
herein. The ideal Zod with inadequate output capacitance is presented in Fig. 4a. The structure of Zod
can be divided into three parts. Within the output voltage control bandwidth fv, Zod can be effectively
shaped to be rd by means of control methods. Then, from fv to f0, Zod loses control and becomes closer
to the open-loop output impedance, which shows the character of Co in high frequency range. Above f0,
Zod matches the impedance of Co. As can be observed, Zod is higher than rd from fv to fint . fint is the
frequency where the impedance of Co intersects with rd . To mitigate the magnitude of Zod , fint should
not exceed fv:
fint =
1
2pi ·Co ·rd 6 fv (1)
The proper output capacitance Co can then be expressed as:
Co =
1
2pi ·rd · fv (2)
The resulting output impedance is shown in Fig. 4b. In practice, the voltage control bandwidth can
be firstly estimated according to the switching frequency and the control delay, then the initial output
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Fig. 3: The output impedance of a droop-controlled PEC and the corresponding output voltage variations.
(a) the output impedance Zol with large output capacitance Col and the output impedance Zos with small
output capacitance Cos; (b) the corresponding output voltage variations under a nominal load step.
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Fig. 4: The ideal shape of the output impedance. (a) with inadequate output capacitance; (b) with proper
output capacitance.
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Table I: System Parameters
Parameter Symbol Value
Input voltage Vin 650V
Nominal bus voltage Vo 380V
Nominal power Pn 5kW
Inductance L 1.6mH
Output capacitance Co 105µF
Switching frequency fs 25kHz
Voltage set point V0 380V
Droop resistance rd 1.52V/A
capacitance can be calculated by (2). It is worth mentioning that the output capacitance obtained from
(2) is only an initial guess, it can be adjusted accordingly during the design process. Moreover, by
implementing some other control techniques, like oversampling, the output feedforward technique, and
the predictive control methods, the output capacitance can be further reduced.
Design of V-I droop controller
Using a buck converter as an example, the control scheme of the V-I droop-controlled PEC is shown in
Fig. 5. The system parameters in this example are reported in Table I. The acceptable bus voltage range,
which can be derived from the nominal output current and the droop resistance, is from 360V to 400V.
As mentioned in the last section, the output capacitance Co can be selected based on the voltage control
bandwidth fv. For example, fv herein is set at 1kHz, which is 1/25 of fs, then Co is calculated as 105µF
according to (2).
The state variables iˆl and vˆo can be expressed as:
iˆl =
sCoVin
s2LCo+1
· dˆ+ 1
s2LCo+1
· iˆo = Gid(s) · dˆ+Giio(s) · iˆo (3)
vˆo =
1
sCo
· iˆl +
(
− 1
sCo
)
· iˆo = Gvi(s) · iˆl +Gvio(s) · iˆo (4)
where the diacritic mark ˆ indicates the ac small signal. The linearized control block diagram of the V-I
droop-controlled PEC is displayed in Fig. 6. The effect of iˆo on iˆl can be approximately neglected, and
the current control loop can be simplified as a first-order lag with a time constant τi, which is in the scale
of switching period Ts. As a result, the simplified model can be obtained, as shown in Fig. 7. With Zd
being rd , the output impedances found from the full-order model (see Fig. 6) and the simplified model
(see Fig. 7) are shown in Fig. 8. As can be seen, the output impedances deduced from two models show
minor difference and the simplified model is sufficiently accurate for the following analysis. The output
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Fig. 6: The linearized control block diagram of the
V-I droop-controlled PEC.
Fig. 7: The simplified control block diagram of
the V-I droop-controlled PEC.
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found from the full-order model (see Fig. 6) and
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Fig. 9: Bode diagram of the output impedance ZVIod
with droop loop closed and the output impedance
ZVIov with droop loop open.
impedance ZVIod (s) is derived as:
ZVIod (s) =−
vˆo(s)
iˆo(s)
=
1
sCo
·
(
1+Gv(s) ·Zd · 1τis+1
)
1+Gv(s) ·Zd · 1τis+1 +
1
sCo
·Gv(s) · 1τis+1
(5)
The V-I droop controller consists in a current loop, a voltage loop, and a droop loop. In terms of the
controller design, generally, the current loop is designed firstly, followed by the voltage loop. In the end,
the droop loop is closed. PI controllers are usually used for current regulator Gi(s) and voltage regulator
Gv(s) to achieve zero steady-state errors. In this example, the current control bandwidth and the voltage
control bandwidth are designed at 2kHz and 1kHz, respectively. Herein, the voltage control bandwidth
is chosen based on (2). With Zd being rd , Fig. 9 depicts the corresponding output impedance ZVIod r, which
is larger than rd in a frequency range. To bring down the magnitude of the output impedance, Zd needs
to be redesigned.
Let us assume the output impedance ZVIod [see (5)] to be ideal, which means Z
VI
od is equal to the parallel
impedance of rd and 1/sCo:
ZVIod (s) =
rd
sCord +1
(6)
Combining (5) and (6), the droop impedance Zd(s) can be calculated as:
Zd(s) = rd− τis+1Gv(s) (7)
In the actual implementation, the transfer function of Zd(s) should be causal. For instance, in the case
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Fig. 11: Control scheme of an example I-V droop-
controlled PEC.
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Fig. 12: The linearized control block diagram of
the I-V droop-controlled PEC.
Fig. 13: The simplified control block diagram of
the I-V droop-controlled PEC.
that Gvs employs a PI controller, a first-order low-pass filter with a cutoff angular frequency of 1/τ1 is
utilized. Then, the droop impedance Zd(s) becomes:
Zd(s) = rd− (τis+1) ·skp ·s+ ki ·
1
τ1s+1
(8)
where kp and ki are the proportional gain and the integral gain of Gv(s). Employing such a Zd , the
resulted output impedance ZVIod sub can be expressed as:
ZVIod sub(s) =
1
sCo
·
(
rd ·Gv(s) · 1τis+1 +
τ1s
τ1s+1
)
rd ·Gv(s) · 1τis+1 +
τ1s
τ1s+1
+
1
sCo
·Gv(s) · 1τis+1
(9)
At low frequency, by eliminating the effect of τ1s/(τ1s+1), ZVIod sub can be further approximated as:
ZVIod sub( jω)≈
rd
jω ·Cord +1 , ω< 1/τ1 (10)
It can be easily found that the design target is attained. Fig. 10 also shows the bode diagram of ZVIod sub,
with τ1 designed as, for example, τi. It can be observed that the output impedance is successfully miti-
gated to be equal to or lower than rd .
In summary, for a V-I droop controller, its current loop and voltage loop can be designed as usual.
However, the droop impedance Zd should follow (7) rather than a pure resistance rd .
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Fig. 15: Bode diagram of the output impedance
ZIVod .
Design of I-V droop controller
The control scheme of a I-V droop-controlled PEC is shown in Fig. 11. The linearized model of this PEC
is shown in Fig. 12. Similarly, By neglecting the influence of Giio(s) and approximating the current loop
as a first-order lag, the simplified model is illustrated in Fig. 13. With Zd being rd , the output impedance
ZIVod (s) can be expressed as:
ZIVod (s) =−
vˆo(s)
iˆo(s)
=
1
sCo
1+
1
rd
· 1
τs+1
· 1
sCo
(11)
Further, by considering 1/(τis+1) as a unit gain, the low-frequency ZIVod is given as:
ZIVod ( jω)≈
rd
jω ·Cord +1 , ω< 1/τi (12)
Compared to the V-I droop controller, the I-V droop controller inherently presents a satisfactory output
impedance with a pure resistance rd adopted as Zd .
The I-V droop controller is composed of a current loop and a droop loop. As for the controller design,
typically, the converter employing the I-V droop control is designed as a current source firstly, and then
the droop loop is added. However, the external droop loop may bring instability issues since the voltage
loop gain is affected by 1/Zd . In such a case, the stability is not guaranteed with the traditional design
method. Hence, this paper proposes to directly design the I-V droop-controlled PEC as a voltage source.
By moving the current feedback path, the equivalent control scheme is shown in Fig. 14. Then, the
regulator Gi(s) can be designed based on the droop loop transfer function Td(s), which is shown as
below:
Td(s) =
iˆl ·rd + vˆo
eˆ
= Gi(s) ·Vi · sCo+1/rds2LCo+1 (13)
In such a case, the output voltage stability is explicitly presented in the design process. The bode dia-
gram of the output impedance ZIVod is shown in Fig. 15. By changing Gi(s), Td(s) is designed to have a
bandwidth of 3kHz and a phase margin of 30 ◦. It can be seen that ZIVod is always equal to or lower than
rd , and the design target is achieved.
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Fig. 16: Schemativ of the laboratory-scale dc mi-
crogrid prototype.
Table II: Experimental System Parameters
Parameter Symbol Value
Input voltage Vin 380V
Nominal bus voltage Vo 200V
Nominal power Pn 3kW
Inductance L 1.6mH
Output capacitance Co 160µF
Switching frequency fs 12.5kHz
Voltage set point V0 200V
Droop resistance rd 1.33V/A
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impedance ZVIod r of a V-I droop-controlled PEC
shown in Fig. 5, with Zd being rd .
Fig. 18: Experimental results under a load step
of RL: 70Ω⇒ 30Ω, with the output impedance
shown in Fig. 17.
Experimental Results
Fig. 16 shows the schematic of a laboratory-scale dc microgrid prototype. The set up is composed of
two same DER PECs. The experimental system parameters are reported in Table II. Since the switching
frequency is 12.5kHz, the estimated voltage control bandwidth is 750Hz, which results in an output
capacitance of 160µF according to (2).
V-I droop controller
In this test, the V-I droop control shown in Fig. 5 is implemented on two DER PECs. The current loop
bandwidth and the voltage loop bandwidth are designed at 1.5kHz and 750kHz, respectively. Firstly,
the droop impedance Zd is designed as a pure resistance rd . The actual output impedance is measured
by using the Software Frequency Response Analyzer (SFRA) library, which is provided by Texas Instru-
ments. Fig. 17 shows the comparison between the measured and the theoretical output impedance. There
are two facts can be seen: the first one is that the practical output impedance matches the theoretical
one, the second one is that ZVIod r has higher magnitude than rd at some frequencies. The corresponding
experimental results under a load step are presented in Fig. 18. Due to the high output impedance, the
bus voltage shows a large undershoot during the transient.
To avoid the undershoot during the transient, Zd should be reconsidered. As mentioned in the previous
section, Zd can be designed as (7). τ1 applied in this experiment is equal to τi. Fig. 19 depicts the
theoretical and the measured output impedance ZVIod sub. Both of them are below rd . As a consequence,
the voltage undershoot is successfully suppressed, as shown in Fig. 20.
I-V droop controller
In this test, the I-V droop control illustrated in Fig. 14 is employed by two DER PECs. The droop loop,
the transfer function of which is expressed as (13), is designed to have a bandwidth of 1.8kHz. The
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resultant output impedance ZIVod is shown in Fig. 21, with Zd being rd . It can be found that Z
IV
od has
smaller magnitude than rd in full frequency range. The dynamic experimental results are displayed in
Fig. 22. As can be seen, the bus voltage shows small undershoot during the transient.
Conclusion
This paper presents two design guidelines for voltage-current (V-I) and current-voltage (I-V) droop con-
trollers in dc microgrids, respectively. Following the proposed design, the output capacitance of droop-
controlled converters can be reduced, while the bus voltage is always located in the acceptable range
during any transient response. For the V-I droop control, by designing the droop impedance as a pro-
posed transfer function, the PECs output impedances are shaped to be equal to and lower than their
static droop resistances in full frequency range. For the I-V droop control, this paper proposes to design
the implemented converter as a voltage source rather than a current source. By doing so, the full view
of the system stability is shown in the design process.The obtained advantages have been verified by
experimental results performed on a laboratory-scale dc microgrid prototype.
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